

## **Amendments to the Claims:**

### Status of Claims:

Claims 1–49 were pending for examination.

Claims 1–13, 23–32, 34, 36, and 38–47 are canceled by this amendment.

Claims 50–76 are added by this amendment.

Leaving claims 14–22, 33, 35, 37, and 48–76 pending for examination.

Claims 14, 16–22, 33, 35, 37, and 48–49 are amended herein.

Claims 14, 33, 37, 48, 50, 58, and 67 are in independent form.

1. – 13. (Cancelled)

14. (Currently Amended) A method ~~for a first in first out (FIFO) memory, the method,~~ comprising:

storing one or more prior pop pointer values of a pop pointer;

processing one or more pop requests to read data from ~~the~~ a FIFO memory;

receiving information to indicate at least one of the one or more pop requests was speculative and to indicate that a state of the pop pointer of the FIFO memory should be restored; and

restoring one of the one or more prior pop pointer values to the pop pointer in response to the information.

15. (Original) The method of claim 14, wherein

the one or more prior pop pointer values of the pop pointer are stored into a pointer memory.

16. (Currently Amended) The method of claim 15, wherein

the restoring of the one prior pop pointer value to the pop pointer includes:

reading the one prior pop pointer value from the ~~pop~~ pointer memory, and

loading the one prior pop pointer value into the pop pointer.

17. (Currently Amended) The method of claim 14, ~~further~~ comprising:

prior to the processing of the one or more pop requests,  
storing data into a memory array of the FIFO memory, and  
incrementing a push pointer.

18. (Currently Amended) The method of claim 17, ~~further~~ comprising:  
reading a pop pointer value of the pop pointer and a push pointer value of the push  
pointer, and  
determining a status of the memory array in response to the pop pointer value and  
the push pointer value.

19. (Currently Amended) The method of claim 18, ~~wherein~~ where,  
the determining of the status of the memory array is further in response to a high  
threshold level and a low threshold level.

20. (Currently Amended) The method of claim 19, ~~wherein~~ where,  
the high threshold level is responsive to the lesser of a maximum branch resolution  
latency and the low threshold level.

21. (Currently Amended) The method of claim 20, ~~wherein~~ where,  
the maximum branch resolution latency is a depth of an instruction pipeline in a  
processor, the processor to couple to the FIFO ~~first-in-first-out~~ memory.

22. (Currently Amended) The method of claim 20, ~~wherein~~ where,  
the ~~branch~~ information includes a branch resolution latency, the branch latency is  
being the number of instruction cycles to resolve a conditional branch instruction in a  
processor, the processor to couple to the FIFO ~~first-in-first-out~~ memory.

23. – 32. (Cancelled)

33. (Currently Amended) ~~The processing unit of claim 32, further comprising:~~  
A processing unit, comprising:

a plurality of processors, each of the processors including an instruction pipeline to speculatively execute instructions before a conditional branch is resolved;

a first plurality of branch-aware first-in first-out (FIFO) memories to pass data from one processor to the next in a first direction, each branch-aware FIFO memory of the first plurality of branch aware FIFO memories interleaved between a pair of processors of the plurality of processors;

a first input branch-aware FIFO memory coupled to a first processor of the plurality of processors to receive input data in the processing unit;

a first output FIFO memory coupled to a last processor of the plurality of processors to output data from the processing unit;

a second plurality of branch-aware ~~first in first out (FIFO)~~ FIFO memories to pass data from one processor to the next in a second direction, each branch-aware FIFO memory of the second plurality of branch-aware FIFO memories interleaved between a pair of processors of the plurality of processors;

a second input branch-aware FIFO memory coupled to a last processor of the plurality of processors to receive input data in the processing unit; and

a second output FIFO memory coupled to the first processor of the plurality of processors to drive output data from the processing unit.

34. (Cancelled)

35. (Currently Amended) The processing unit of claim 33, ~~wherein~~ where,

each branch-aware FIFO memory includes,

a memory array to store data;

a push pointer coupled to the memory array to address memory locations therein to write data;

a pop pointer coupled to the memory array to address memory locations therein to read data;

a pointer memory coupled to the pop pointer, the pointer memory to save one or more prior pop pointer values of the pop pointer; and

control logic coupled to the pointer memory, the control logic to restore one of the one or more prior pop pointer values to the pop pointer in response to branch information received from a processor.

36. (Cancelled)

37. (Currently Amended) ~~The computer system of claim 36,~~

A computer system, comprising:

an input/output device;

a dynamic random access memory; and

a multi-processor coupled to the dynamic random access memory and the input/output device, the multi-processor including,

a plurality of processors, each of the processors including an instruction pipeline to speculatively execute instructions before a conditional branch is resolved;

a first plurality of branch-aware first-in first-out (FIFO) memories to pass data from one processor to the next in a first direction, each branch-aware FIFO memory of the first plurality of branch-aware FIFO memories interleaved between a pair of processors of the plurality of processors;

a first input branch-aware FIFO memory coupled to a first processor of the plurality of processors to receive input data in the processing unit;

a first output FIFO memory coupled to a last processor of the plurality of processors to drive output data from the processing unit; and

wherein each branch-aware FIFO memory includes,

a memory array to store data,

a push pointer coupled to the memory array to address memory locations therein to write data,

a pop pointer coupled to the memory array to address memory locations therein to read data,

a pointer memory coupled to the pop pointer, the pointer memory to save one or more prior pop pointer values of the pop pointer, and

control logic coupled to the pointer memory, the control logic to restore one of the one or more prior pop pointer values to the pop pointer in response to branch information received from a processor,

wherein the multi-processor further includes,

a second plurality of branch-aware ~~first-in first-out (FIFO)~~ FIFO memories to pass data from one processor to the next in a second direction, each branch-aware FIFO memory of the second plurality of branch-aware FIFO memories interleaved between a pair of processors of the plurality of processors;

a second input branch-aware FIFO memory coupled to a last processor of the plurality of processors to receive input data in the processing unit; and

a second output FIFO memory coupled to the first processor of the plurality of processors to drive output data from the processing unit.

38. – 47. (Cancelled)

48. (Currently Amended) ~~The processor of claim 38, further comprising:~~

A processor comprising:

an instruction pipeline to speculatively execute instructions before a conditional branch is resolved;

a first branch-aware first-in first-out (FIFO) memory to pass data from the processor to another processor, the first branch-aware FIFO memory to receive branch information responsive to the conditional branch, the first branch-aware FIFO memory including:

a memory array to store data,

a push pointer coupled to the memory array to address memory locations therein to write data,

a pop pointer coupled to the memory array to address memory locations therein to read data,

a pointer memory coupled to the pop pointer, the pointer memory to save one or more prior pop pointer values of the pop pointer, and

control logic coupled to the pointer memory, the control logic to restore one of the one or more prior pop pointer values to the pop pointer in response to the branch information; and

a second branch-aware ~~first-in-first-out (FIFO)~~ FIFO memory to pass data from another processor to the processor.

49. (Currently Amended) The processor of claim 48, ~~wherein~~ where,  
the second branch-aware FIFO memory is to receive branch information responsive to a second conditional branch, and  
the second branch-aware FIFO memory includes:

a second memory array to store data,

a second push pointer coupled to the second memory array to address memory locations therein to write data,

a second pop pointer coupled to the second memory array to address memory locations therein to read data,

a second pointer memory coupled to the second pop pointer, the second pointer memory to save one or more prior second pop pointer values of the second pop pointer, and

a second control logic coupled to the second pointer memory, the second control logic to restore one of the one or more prior second pop pointer values to the second pop pointer in response to the second branch information.

50. (New) An apparatus, comprising:

a plurality of storage locations to store data;

a pointer storage area to store one or more pointer values to index the plurality of storage locations; and

a control logic:

to control storing a pointer value to the pointer storage area based, at least in part, on program branching information, and

to control retrieving a pointer value from the pointer storage area based, at least in part, on program branching information.

51. (New) The apparatus of claim 50, where the one or more pointer values include a pop pointer to index data to be read from the plurality of storage locations and a push pointer to index data to be stored to the plurality of storage locations.

52. (New) The apparatus of claim 50, where the program branching information includes a branch flag to indicate a condition in which the one or more pointer values are to be read from the pointer storage area.

53. (New) The apparatus of claim 50, where the program branching information corresponds to information speculatively read from one or more of the plurality of storage locations.

54. (New) The apparatus of claim 51, comprising:  
a status logic to indicate an amount of information stored in the pointer storage area.

55. (New) The apparatus of claim 54, the status logic to set a high status flag in response to the amount of information stored in the pointer storage area being greater than or equal to a high threshold level, and less than or equal to a maximum utilization level.

56. (New) The apparatus of claim 55, the status logic to set a low status flag in response to an amount of information stored in the pointer storage area being less than or equal to a low threshold level, and greater than or equal to an empty threshold level.

57. (New) The apparatus of claim 50, where the program branching information includes a branch resolution latency corresponding to a number of processor cycles to be used in resolving a conditional branch instruction.

58. (New) A processor comprising:

a plurality of processor cores, each of the processor cores including an instruction pipeline to speculatively execute instructions before a conditional branch is resolved;

a first plurality of first-in first-out (FIFO) memories to store data to be passed between the plurality of processor cores, wherein the first plurality of FIFO memories includes:

a first input FIFO memory to store input data to be processed by at least one of the plurality of processor cores, and

a first output FIFO memory to store output data to be output from at least one of the plurality of processor cores.

59. (New) The processor of claim 58, where each FIFO memory includes:  
a push pointer storage area to store an address to which data is to be written.
60. (New) The processor of claim 59, where each FIFO memory includes:  
a pop pointer storage area to store an address memory location from which data is to be read.
61. (New) The processor of claim 60, where each FIFO memory includes:  
a pointer memory to save one or more prior pop pointer values.
62. (New) The processor of claim 61, where each FIFO memory includes:  
control logic to retrieve one of the one or more prior pop pointer values in response to branch information.
63. (New) The processor of claim 58, where each FIFO memory includes:  
a push pointer storage area to store an address to which data is to be written.
64. (New) The processor of claim 63, where each FIFO memory includes:  
a pop pointer storage area to store an address from which data is to be read.

65. (New) The processor claim 64, where each FIFO memory includes a pointer memory to store one or more prior pop pointer values.

66. (New) The processor of claim 65, where each FIFO memory includes:  
control logic to retrieve one of the one or more prior pop pointer values in response to branch information.

67. (New) A processor, comprising:  
a memory to store instructions;  
a plurality of processor cores, each of the processor cores including an instruction pipeline to speculatively execute the instructions before a conditional branch is resolved;  
a first plurality of first-in first-out (FIFO) memories to store data to be passed between the plurality of processor cores, wherein the first plurality of FIFO memories includes a first input FIFO memory to store input data to be processed by at least one of the plurality of processor cores and a first output FIFO memory to store data to be output data from at least one of the plurality of processor cores.

68. (New) The processor of claim 67, where each FIFO memory includes a push pointer storage area to store an address to which to which data is to be written.

69. (New) The processor of claim 68, where each FIFO memory includes a pop pointer storage area to store an address memory location from which data is to be read.

70. (New) The processor of claim 69, where each FIFO memory includes a pointer memory to save one or more prior pop pointer values.

71. (New) The processor of claim 70, where each FIFO memory includes control logic to retrieve one of the one or more prior pop pointer values in response to branch information.

72. (New) The processor of claim 67, where each FIFO memory includes a memory array to store data.

73. (New) The processor of claim 67, where each FIFO memory includes a push pointer storage area to store an address to which data is to be written.

74. (New) The processor of claim 73, where each FIFO memory includes a pop pointer storage area to store an address from which data is to be read.

75. (New) The processor of claim 74, where each FIFO memory includes a pointer memory to store one or more prior pop pointer values.

76. (New) The processor of claim 75, where each FIFO memory includes control logic to retrieve one of the one or more prior pop pointer values in response to branch information.